Datasheet4U Logo Datasheet4U.com

MT8940 - ISO-CMOS ST-BUS FAMILY T1/CEPT Digital Trunk PLL

Description

The MT8940 is a dual digital phase-locked loop providing the timing and synchronization signals for the T1 or CEPT transmission links and the ST-BUS.

The first PLL provides the T1 clock (1.544 MHz) synchronized to the input frame pulse at 8 kHz.

Features

  • Provides T1 clock at 1.544 MHz locked to input frame pulse Sources CEPT (30+2) Digital Trunk/ST-BUS clock and timing signals locked to internal or external 8 kHz signal TTL compatible logic inputs and outputs Uncommitted 2-input NAND gate Single 5 volt power supply Low power ISO-CMOS technology ISSUE 8 March 1997 Ordering Information MT8940AE 24 Pin Plastic DIP (600 mil) -40°C to +85°C.

📥 Download Datasheet

Datasheet preview – MT8940

Datasheet Details

Part number MT8940
Manufacturer Mitel Networks Corporation
File Size 299.62 KB
Description ISO-CMOS ST-BUS FAMILY T1/CEPT Digital Trunk PLL
Datasheet download datasheet MT8940 Datasheet
Additional preview pages of the MT8940 datasheet.

📁 Similar Datasheet

  • MT8941B - Advanced T1/CEPT Digital Trunk PLL (Zarlink Semiconductor)
  • MT8910 - Digital Subscriber Line Interface Circuit (Mitel Semiconductor)
  • MT8910AC - Digital Subscriber Line Interface Circuit (Mitel Semiconductor)
  • MT8930B - Subscriber Network Interface Circuit (Mitel Networks)
  • MT8930C - Subscriber Network Interface Circuit (Mitel Networks)
  • MT8930C - Subscriber Network Interface Circuit (Zarlink Semiconductor)
  • MT8931B - Subscriber Network Interface Circuit (Mitel Networks)
  • MT8931C - Subscriber Network Interface Circuit (Mitel Networks)
  • MT8931C - Subscriber Network Interface Circuit (Zarlink Semiconductor)
  • MT8952B - HDLC Protocol Controller (Zarlink Semiconductor)
Other Datasheets by Mitel Networks Corporation
  • MT8941 - CMOS ST-BUS FAMILY Advanced T1/CEPT Digital Trunk PLL
  • MT8910-1 - CMOS ST-BUS FAMILY Digital Subscriber Line Interface Circuit
  • MT8920B - ST-BUS Parallel Access Circuit
  • MT8924 - PCM Conference Circuit (PCC) Preliminary Information
  • MT8926 - T1 Performance Monitoring Adjunct Circuit
  • MT8950 - ISO-CMOS ST-BUS FAMILY Data Codec
  • MT8952B - HDLC Protocol Controller
  • MT8960 - Integrated PCM Filter Codec

Full PDF Text Transcription

Click to expand full text
® ISO-CMOS ST-BUS™ FAMILY MT8940 T1/CEPT Digital Trunk PLL Features • • Provides T1 clock at 1.544 MHz locked to input frame pulse Sources CEPT (30+2) Digital Trunk/ST-BUS clock and timing signals locked to internal or external 8 kHz signal TTL compatible logic inputs and outputs Uncommitted 2-input NAND gate Single 5 volt power supply Low power ISO-CMOS technology ISSUE 8 March 1997 Ordering Information MT8940AE 24 Pin Plastic DIP (600 mil) -40°C to +85°C • • • • Description The MT8940 is a dual digital phase-locked loop providing the timing and synchronization signals for the T1 or CEPT transmission links and the ST-BUS. The first PLL provides the T1 clock (1.544 MHz) synchronized to the input frame pulse at 8 kHz.
Published: |