M2S28D40ATP dram equivalent, 128m double data rate synchronous dram.
- Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differenti.
Image gallery
Download