MC88915FN55 driver equivalent, low skew cmos pll clock driver.
* Five Outputs (QO
–Q4) with Output
–Output Skew < 500 ps each being phase and frequency locked to the SYNC input
* The phase varia.
when a central system clock must be distributed synchronously to multiple boards (see Figure 7). Five “Q” outputs (QO
Image gallery
Download