Datasheet4U Logo Datasheet4U.com

MC88915T - LOW SKEW CMOS PLL CLOCK DRIVER

General Description

on page 11).

Q4, Q5 and Q/2 into a high impedance state (3

state).

Q4, Q5 and Q/2 will be reset in the low state, with 2X_Q being the inverse of the selected SYNC input.

Key Features

  • Five Outputs (Q0.
  • Q4) with Output.
  • Output Skew < 500 ps each being phase and frequency locked to the SYNC input.
  • The phase variation from part.
  • to.
  • part between the SYNC and.

📥 Download Datasheet

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MC88915TFN100 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN133 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN160 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN55 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN70 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915 Low Skew CMOS PLL Clock Driver
MC88915 LOW SKEW CMOS PLL CLOCK DRIVER
MC88915FN55 Low Skew CMOS PLL Clock Driver
MC88915FN55PLCC Low Skew CMOS PLL Clock Driver
MC88915FN70PLCC Low Skew CMOS PLL Clock Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC88915TFN55 MC88915TFN70 MC88915TFN100 MC88915TFN133 MC88915TFN160 Low Skew CMOS PLL Clock Drivers, 3-State 55, 70, 100, 133 and 160MHz Versions The MC88915T Clock Driver utilizes phase–locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for high performance PC’s and workstations. For a 3.3V version, see the MC88LV915T data sheet. The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple components on a board. The PLL also allows the MC88915T to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency.