SN54LS112A flip-flop equivalent, dual jk negative edge-triggered flip-flop.
individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic lev.
All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical .
Image gallery
Download