Datasheet4U Logo Datasheet4U.com

UPD4483362 - 8M-BIT CMOS SYNCHRONOUS FAST STATIC RAM

General Description

The µPD4483362 is a 262,144 words by 36 bits synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell.

Key Features

  • Fully synchronous operation.
  • HSTL Input / Output levels.
  • Fast clock access time : 3.8 ns (133 MHz).
  • Asynchronous output enable control : /G.
  • Byte write control : /SBa (DQa1-9), /SBb (DQb1-9), /SBc (DQc1-9), /SBd (DQd1-9).
  • Common I/O using three-state outputs.
  • Internally self-timed write cycle.
  • Late write with 1 dead cycle between Read-Write.
  • 3.3 V (Chip) / 1.5 V (I/O) supply.
  • 100-pin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
uPD44325092B 36M-BIT QDR II SRAM Renesas
uPD44325182B 36M-BIT QDR II SRAM Renesas
uPD44325362B 36M-BIT QDR II SRAM Renesas
UPD449 2048 x 8-Bit Static CMOS RAM NEC Electronics
UPD4066B Quad Analog Switch / Miltiplexer ETC

Other Datasheets by NEC (now Renesas Electronics)

Part Number Description
UPD448012-X 8M-BIT CMOS STATIC RAM
UPD4481161 (UPD4481161/1181/1321/1361) 8M-BIT ZEROSB SRAM
UPD4481162 (UPD4481162/1182/1322/1362) 8M-BIT ZEROSB SRAM
UPD4481181 (UPD4481161/1181/1321/1361) 8M-BIT ZEROSB SRAM
UPD4481182 (UPD4481162/1182/1322/1362) 8M-BIT ZEROSB SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT µPD4483362 8M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 256K-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE Description The µPD4483362 is a 262,144 words by 36 bits synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell. The µPD4483362 is suitable for applications which require synchronous operation, high-speed, low voltage, highdensity memory and wide bit configuration, such as cache and buffer memory. The µPD4483362 is packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness for high density and low capacitive loading. Features • Fully synchronous operation • HSTL Input / Output levels • Fast clock access time : 3.