Datasheet4U Logo Datasheet4U.com

74ABT16841A - 20-bit bus interface latch

Description

The 74ABT16841A Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT16841A consists of two sets of ten D-type latches with 3-State outputs.

Features

  • High speed parallel latches.
  • Live insertion/extraction permitted.
  • Extra data width for wide address/data paths or buses carrying parity.
  • Power-up 3-State.
  • Power-up reset.
  • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors.
  • Output capability: +64 mA /.
  • 32 mA.
  • Latch-up protection exceeds 500 mA per Jedec Std 17.
  • ESD protection exceeds 2000 V per MIL STD 883 Method.

📥 Download Datasheet

Datasheet preview – 74ABT16841A

Datasheet Details

Part number 74ABT16841A
Manufacturer NXP
File Size 116.54 KB
Description 20-bit bus interface latch
Datasheet download datasheet 74ABT16841A Datasheet
Additional preview pages of the 74ABT16841A datasheet.

📁 Similar Datasheet

  • 74ABT16821A - 20-bit bus-interface D-type flip-flop (Philips)
  • 74ABT162244 - 16-bit buffer/line driver (nexperia)
  • 74ABT162244 - 16-Bit Buffer/Line Driver (Fairchild Semiconductor)
  • 74ABT162244 - 16-bit buffer/line driver (Philips)
  • 74ABT162245A - 16-bit bus transceiver (nexperia)
  • 74ABT16240A - 16-bit inverting buffer/line driver (nexperia)
  • 74ABT16240A - 16-bit inverting buffer/driver (Philips)
  • 74ABT16244 - 16-Bit Buffer/Line Driver (Fairchild Semiconductor)
  • 74ABT16244A - 16-bit buffer/line driver (nexperia)
  • 74ABT16244A - 16-bit buffer/line driver (Philips)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ABT16841A 20-bit bus interface latch (3-State) Product data Replaces data sheet 74ABT16841A/74ABTH16841A of 2002 Dec 17 2004 Feb 02 Philips Semiconductors Philips Semiconductors 20-bit bus interface latch (3-State) Product data 74ABT16841A FEATURES • High speed parallel latches • Live insertion/extraction permitted • Extra data width for wide address/data paths or buses carrying parity • Power-up 3-State • Power-up reset • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors • Output capability: +64 mA / –32 mA • Latch-up protection exceeds 500 mA per Jedec Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model DESCRIPTION The 74ABT16841A Bus interface latch is designed to prov
Published: |