74F113 - Dual J-K negative edge-triggered flip-flops

Product Overview

NXP

Part number	74F113
Manufacturer	NXP
File Size	81.65 KB
Description	Dual J-K negative edge-triggered flip-flops
Datasheet	74F113 Datasheet
Additional preview pages of the 74F113 datasheet.

The 74F113, dual negative edge-triggered JK-type flip-flop,

individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs. A high level on the clock (CP) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is high and flip-flop will perform according to the function table as long as minimum setup and.

📁 Similar Datasheet

74F113 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F11 - Triple 3-Input AND Gate (National Semiconductor)
74F11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
74F11 - Triple 3-Input AND Gate (Texas Instruments)
74F112 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP (Texas Instruments)
74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)

Other Datasheets by NXP

Published: Apr 3, 2005 |