logo

74F113 Datasheet, NXP

74F113 flip-flops equivalent, dual j-k negative edge-triggered flip-flops.

74F113 Avg. rating / M : 1.0 rating-11

datasheet Download

74F113 Datasheet

Features and benefits

individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown .

Description

The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the func.

Image gallery

74F113 Page 1 74F113 Page 2 74F113 Page 3

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts