74F113 Datasheet Dual J-K negative edge-triggered flip-flops

Manufacturer: NXP Semiconductors

74F113 dual j-k negative edge-triggered flip-flops by NXP Semiconductors - Datasheet Preview

Datasheet Details

Part number	74F113
Manufacturer	NXP Semiconductors
File Size	81.65 KB
Description	Dual J-K negative edge-triggered flip-flops
Download	74F113 Download (PDF)

General Description

The 74F113, dual negative edge-triggered JK-type flip-flop,

Overview

INTEGRATED CIRCUITS 74F113 Dual J-K negative edge-triggered flip-flops without reset Product specification IC15 Data Handbook 1991 Feb 14 Philips Semiconductors Philips Semiconductors Product specification Dual J-K.

Key Features

individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs. A high level on the clock (CP) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is high and flip-flop will perform according to the function table as long as minimum setup and.

📁 Similar Datasheet

Brand Logo	Part Number	Description	Manufacturer
	74F113	Dual JK Negative Edge-Triggered Flip-Flop	Fairchild Semiconductor

More Datasheets from NXP Semiconductors

Part Number	Description
74F11	Triple 3-input NAND gate
74F112	Dual J-K negative edge-triggered flip-flop
74F10	Triple 3-input NAND gate
74F109	Positive J-K positive edge-triggered flip-flops
74F1240	Octal inverter buffer
74F1241	Octal inverter buffer
74F1244	Octal buffer
74F1245	Octal transceiver
74F125	Quad buffers
74F126	Quad buffers