Datasheet4U Logo Datasheet4U.com

HEF4020B - 14-stage binary counter

Description

The HEF4020B is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0, O3 to O13).

The counter advances on the HIGH to LOW transition of CP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4020B 14-stage binary counter nexperia
HEF4020B-Q100 14-stage binary counter nexperia
HEF4021B 8-bit static shift register nexperia
HEF4021B-Q100 8-bit static shift register nexperia
HEF40244B Octal buffers nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF4021B 8-bit static shift register
HEF4022B 4-stage divide-by-8 Johnson counter
HEF4023B Triple 3-input NAND gate
HEF40240B Octal inverting buffers with 3-state outputs
HEF40244B Octal buffers with 3-state outputs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4020B MSI 14-stage binary counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 14-stage binary counter DESCRIPTION The HEF4020B is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0, O3 to O13). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop.
Published: |