Datasheet4U Logo Datasheet4U.com

HEF4020B - 14-stage binary counter

General Description

The HEF4020B is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13).

The counter advances on the HIGH-to-LOW transition of CP.

Key Features

  • Wide supply voltage range from 3.0 V to 15.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • High speed operation.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Complies with JEDEC standard JESD 13-B.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-B exceeds 200 V.
  • Specified from -40 °C to +85 °C 3. O.

📥 Download Datasheet

Datasheet Details

Part number HEF4020B
Manufacturer Nexperia
File Size 212.35 KB
Description 14-stage binary counter
Datasheet download datasheet HEF4020B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4020B 14-stage binary counter NXP
HEF4021B 8-bit static shift register NXP
HEF4022B 4-stage divide-by-8 Johnson counter NXP
HEF4023B Triple 3-input NAND gate NXP
HEF40240B Octal inverting buffers with 3-state outputs NXP

Other Datasheets by Nexperia

Part Number Description
HEF4020B-Q100 14-stage binary counter
HEF4021B 8-bit static shift register
HEF4021B-Q100 8-bit static shift register
HEF40244B Octal buffers
HEF4027B Dual JK flip-flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HEF4020B 14-stage binary counter Rev. 11 — 7 December 2021 Product data sheet 1. General description The HEF4020B is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VDD. 2. Features and benefits • Wide supply voltage range from 3.0 V to 15.