NT5CC128M16IP, NT5CB256M8IN - Industrial and Automotive DDR3(L) 2Gb SDRAM

Nanya

Datasheet Details

Part number	NT5CC128M16IP, NT5CB256M8IN
Manufacturer	Nanya
File Size	3.45 MB
Description	Industrial and Automotive DDR3(L) 2Gb SDRAM
Datasheet	NT5CB256M8IN-Nanya.pdf
Note	This datasheet PDF includes multiple part numbers: NT5CC128M16IP, NT5CB256M8IN. Please refer to the document for exact specifications by model.

JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM.
Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes.
Power Saving Mode - Partial Array Self Refresh (PASR) 1 - Power Down Mode.
Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (.

📁 NT5CC128M16IP Similar Datasheet

Other Datasheets by Nanya

Published: Oct 12, 2018 |