900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




National Semiconductor Electronic Components Datasheet

54ACT112 Datasheet

Dual JK Negative Edge-Triggered Flip-Flop

No Preview Available !

www.DataSheet4U.com
September 1998
54ACT112
Dual JK Negative Edge-Triggered Flip-Flop
General Description
The ’ACT112 contains two independent, high-speed JK
flip-flops with Direct Set and Clear inputs. Synchronous state
changes are initiated by the falling edge of the clock. Trigger-
ing occurs at a voltage level of the clock and is not directly
related to the transition time. The J and K inputs can change
when the clock is in either state without affecting the flip-flop,
provided that they are in the desired state during the recom-
mended setup and hold times relative to the falling edge of
the clock. A LOW signal on SD or CD prevents clocking and
forces Q or Q HIGH, respectively. Simultaneous LOW sig-
nals on SD and CD force both Q and Q HIGH.
Asynchronous Inputs:
LOW input to SD sets Q to HIGH level
LOW input to CD sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q
HIGH
Features
n ’ACT112 has TTL-compatible inputs
n Outputs source/sink 24 mA
n Standard Microcircuit Drawing (SMD) 5962-8995001
Connection Diagram
Pin Assigment for
DIP and Flatpack
Pin Descriptions
Pin Names
J1, J2, K1, K2
CP1, CP2
CD1, CD2
SD1, SD2
Q1, Q2, Q1, Q2
Description
Data Inputs
Clock Pulse Inputs
(Active Falling Edge)
Direct Clear Inputs (Active LOW)
Direct Set Inputs (Active LOW)
Outputs
DS100976-3
Pin Assigment
for LCC
DS100976-5
FACTis a trademark of Fairchild Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS100976
www.national.com


National Semiconductor Electronic Components Datasheet

54ACT112 Datasheet

Dual JK Negative Edge-Triggered Flip-Flop

No Preview Available !

Logic Symbols
DS100976-1
IEEE/IEC
DS100976-2
DS100976-4
Truth Table
Inputs
Outputs
SD CD CP J K
L H X XX
Q
H
Q
L
H L X XX L H
L L X XX H H
H H M h h Q0 Q0
H H M lh L H
H H Mhl H L
H H M l l Q0 Q0
H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level
X = Immaterial
M = HIGH-to-LOW Clock Transition
Q0 (Q0) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock
transition.
www.national.com
2


Part Number 54ACT112
Description Dual JK Negative Edge-Triggered Flip-Flop
Maker National Semiconductor
Total Page 7 Pages
PDF Download

54ACT112 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 54ACT11000 Quadruple 2-Input Positive-NAND Gates (Rev. A)
Texas Instruments
2 54ACT11002 Quadruple 2-Input Positive-NOR Gates (Rev. A)
Texas Instruments
3 54ACT11010 Triple 3-Input Positive-NAND (Rev. A)
Texas Instruments
4 54ACT11011 Triple 3-Input Positive-AND Gates (Rev. A)
Texas Instruments
5 54ACT11020 Dual 4-Input Positive-NAND Gates (Rev. A)
Texas Instruments
6 54ACT11021 Dual 4-Input Positive-AND Gates (Rev. B)
Texas Instruments
7 54ACT11027 Triple 3-Input Positive-NOR Gates (Rev. A)
Texas Instruments
8 54ACT11030 8-Input Positive-NAND Gates
Texas Instruments
9 54ACT11034 Hex Noninverters (Rev. A)
Texas Instruments





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy