Datasheet Details
| Part number | DM54L73 |
|---|---|
| Manufacturer | National Semiconductor (now Texas Instruments) |
| File Size | 88.21 KB |
| Description | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs |
| Datasheet | DM54L73_NationalSemiconductor.pdf |
|
|
|
Overview: DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs August 1989 DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary.
| Part number | DM54L73 |
|---|---|
| Manufacturer | National Semiconductor (now Texas Instruments) |
| File Size | 88.21 KB |
| Description | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs |
| Datasheet | DM54L73_NationalSemiconductor.pdf |
|
|
|
This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops after a complete clock pulse While the clock is low the slave is isolated from the master On the positive transition of the clock the data from the J and K inputs is transferred to the master While the clock is high the data from the J and K inputs are disabled On the negative transition of the clock the data from the master is transferred to the slave The logic states of the J and K inputs must not be allowed to change while the clock is high Data is transferred to the outputs on the falling edge of the clock pulse A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs Connection Diagram Dual-In-Line Package TL F 6630 – 1 Order Number DM54L73J or DM54L73W See NS Package Number J14A or W14B Function Table Inputs CLR L H H H H CLK X J X L H L H K X L L H H Outputs Q Q L H QO QO H L L H Toggle H e High Logic Level X e Either Low or High Logic Level L e Low Logic Level e Positive pulse data The J and K inputs must be held constant while the clock is high Data is transferred to the outputs on the falling edge of the clock pulse QO e The output logic level before the indicated input conditions were established Toggle e Each output changes to the complement of its previous level on each complete high level clock pulse C1995 National Semiconductor Corporation TL F 6630 RRD-B30M105 Printed in U S A Absolute Maximum Ratings (Note) If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage Input Voltage Storage Temperature Range 8V 5 5V Note The ‘‘Absolute Maximum
Compare DM54L73 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.
| Part Number | Description |
|---|---|
| DM54L74 | Dual Positive Edge Triggered D Flip-Flop |
| DM54L00 | Quad 2-Input NAND Gates |
| DM54L00 | Quad 2-Input NAND Gates |
| DM54L02 | Quad 2-Input NOR Gates |
| DM54L04 | Hex Inverting Gate |
| DM54L10 | Triple 3-Input NAND Gates |
| DM54L93 | Decade/ Divide-by-12/ and Binary Counters |
| DM54L95 | 4-Bit Parallel Access Shift Registers |
| DM54LS00 | Quad 2-Input NAND Gates |
| DM54LS02 | Quad 2-Input NOR Gates |