* Y Y Y Y Y Y Y Designed specifically for high speed Memory decoders Data transmission systems LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and or data reception LS139 contains two fully independent 2-to-4-line decoders demultiplexers Schottky clamped for high pe
DM54LS139 Datasheet (165.29 KB)
DM54LS139
National Semiconductor
165.29 KB
Decoders/demultiplexers.
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.
📁 Related Datasheet
DM54LS132 NAND Gates (National Semiconductor)
DM54LS138 Decoders/Demultiplexers (National Semiconductor)
DM54LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
DM54LS11 Triple 3-Input AND Gates (National Semiconductor)
DM54LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
DM54LS125A Quad TRI-STATE Buffers (National Semiconductor)
DM54LS14 Hex Inverters with Schmitt Trigger Inputs (National Semiconductor)
DM54LS151 Data Selector/Multiplexer (National Semiconductor)
DM54LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers (National Semiconductor)
