* Y Y Y Low power Schottky version of 2502 Storage and control for successive approximation A to D conversion Performs serial-to-parallel conversion Connection Diagram Dual-In-Line Package Logic Symbol TL F 10189
* 2 VCC e Pin 16 GND e Pin 8 TL F 10189
* 1 Order Number DM54LS502
DM54LS502 Datasheet (133.13 KB)
DM54LS502
National Semiconductor
133.13 KB
8-bit successive approximation register.
DM54LS502 DM74LS502 8-Bit Successive Approximation Register April 1992 DM54LS502 DM74LS502 8-Bit Successive Approximation Register General Descripti.
📁 Related Datasheet
DM54LS503 8-Bit Successive Approximation Register (National Semiconductor)
DM54LS00 Quad 2-Input NAND Gates (National Semiconductor)
DM54LS02 Quad 2-Input NOR Gates (National Semiconductor)
DM54LS03 Quad 2-Input NAND Gates with Open-Collector Outputs (National Semiconductor)
DM54LS04 Hex Inverting Gates (National Semiconductor)
DM54LS08 Quad 2-Input AND Gates (National Semiconductor)
DM54LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
DM54LS11 Triple 3-Input AND Gates (National Semiconductor)
DM54LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
