900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




  ON Semiconductor Electronic Components Datasheet  

NB3N3001 Datasheet

PureEdge Clock Generator

No Preview Available !

www.DataSheet4U.com
NB3N3001
3.3 V 106.25 MHz/ 212.5 MHz
PureEdge Clock Generator with
LVPECL Differential Output
Description
The NB3N3001 is a low−jitter, dual−rate PLL−synthesized clock
generator. It accepts a standard 26.5625 MHz fundamental mode AT cut
parallel resonant crystal as the reference source for its integrated crystal
oscillator and low noise phase−locked loop (PLL) and produces user
selectable clock frequencies of either 106.25 MHz or 212.5 MHz.
In addition, the PLL circuitry will generate a 50% duty cycle
square−wave through a pair of differential LVPECL clock outputs.
Typical phase jitter at 106.25 MHz is 0.3 ps RMS from 637 kHz to
10 MHz.
The LVPECL output drivers can be disabled to high impedance with
the OE pin set LOW. The NB3N3001 operates from a single +3.3 V
supply, and is available in both plastic package and die form. The
operating temperature range is from −40°C to +85°C.
The NB3N3001 device provides the optimum combination of low
cost, flexibility, and high performance which makes it ideal for
Fibre−Channel applications.
Features
PureEdge Clock Family Provides Accuracy and Precision
Selectable Output Frequency of 106.25 MHz or 212.5 MHz
Crystal Oscillator Interface Designed for a 26.5625 MHz Crystal
Fully Integrated Phase−Lock−Loop with Internal Loop Filter
Differential 3.3 V LVPECL Outputs
Exceeds Bellcore and ITU Jitter Generation Specification
RMS Phase Jitter @ 106.25 MHz, using a 26.5625 MHz Crystal
(637 kHz − 10 MHz): 0.3 ps (Typical)
RMS Phase Noise at 106.25 MHz
Phase Noise:
Offset Noise Power
100 Hz −108 dBc/Hz
1 kHz −122 dBc/Hz
10 kHz −135 dBc/Hz
100 kHz −135 dBc/Hz
Operating Range: VCC = 3.135 V to 3.465 V
−40°C to +85°C Ambient Operating Temperature
Small Footprint 8−pin TSSOP Package
This is a Pb−Free Device
http://onsemi.com
TSSOP−8
DT SUFFIX
CASE 948S
MARKING
DIAGRAM
301
YWW
AG
A = Assembly Location
Y = Year
WW = Work Week
G = Pb−Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
FSEL
XIN
26.5625 MHz
XOUT
Crystal
Oscillator
Phase
Detector
Charge
Pump
VCO
850 MHz
M = B32
Figure 1. Logic Diagram
N =B8
orB4
LVPECL
Output
Q 212.5 MHz
or
Q 106.25 MHz
© Semiconductor Components Industries, LLC, 2006
October, 2006 − Rev. 1
1
Publication Order Number:
NB3N3001/D


  ON Semiconductor Electronic Components Datasheet  

NB3N3001 Datasheet

PureEdge Clock Generator

No Preview Available !

NB3N3001
VCCA 1
VEE 2
XOUT 3
XIN 4
NB3N3001
8 VCC
7Q
6Q
5 FSEL
Table 1. Output Frequency Select
FSEL
Output Frequency (MHz)
0 106.25
1 212.5
NOTE: Input crystal = 26.5625 MHz
Figure 2. Pinout (Top View)
Table 2. PIN DESCRIPTION
Pin Symbol
Type
1 VCCA
2 VEE
3 XOUT
4 XIN
5 FSEL
Power
Power
Input
Input
LVTTL/LVCMOS
Input
6Q
Output
7Q
Output
8 VCC
Power
Description
Positive analog power supply pin. Connected to VCC with filter components (See Figure 8).
Negative supply pin.
Crystal input (OUT).
Crystal input (IN).
Frequency select pin. Defaults LOW when left open. Internal pull down resistor to VEE.
Inverted differential output. Typically terminated with 50 W to VCC−2.0 V.
Noninverted differential output. Typically terminated with 50 W to VCC−2.0 V.
Positive digital core power supply pin. Connected to 3.3 V.
Table 3. ATTRIBUTES
Characteristic
ESD Protection
Human Body Model
Machine Model
Moisture Sensitivity (Note 1)
Pb−Free Pkg, TSSOP−8
Flammability Rating Oxygen Index: 28 to 34
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
Value
> 6 kV
> 200 V
Level 3
UL 94 V−0 @ 0.125 in
4150
Table 4. MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC Supply Voltage
VI Inputs
IO Output Current
Continuous
Surge
4.6
−0.5 to VCC + 0.5
50
100
V
V
mA
qJA Thermal Resistance (Junction−to−Ambient)
0 Lfpm
500 Lfpm
142
103
°C/W
TSTG
Storage Temperature
−65 to 150
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
http://onsemi.com
2


Part Number NB3N3001
Description PureEdge Clock Generator
Maker ON Semiconductor
Total Page 8 Pages
PDF Download

NB3N3001 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 NB3N3001 PureEdge Clock Generator
ON Semiconductor
2 NB3N3002 HCSL Clock Generator
ON Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy