Datasheet Details
Part number
QL3004E
Manufacturer
QuickLogic Corporation
File Size
220.07 KB
Description
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Datasheet
Full PDF Text Transcription for QL3004E (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
QL3004E . For precise diagrams, and layout, please refer to the original PDF.
4/( S$6,& )3*$ 'DWD 6KHHW 8VDEOH 3/' *DWH S$6,& )3*$ &RPELQLQJ +LJK 3HUIRUPDQFH DQG +LJK 'HQVLW 'HYLFH +LJKOLJKWV +LJK 3HUIRUPDQFH www.DataSheet4U.co...
View more extracted text
DQG +LJK 'HQVLW 'HYLFH +LJKOLJKWV +LJK 3HUIRUPDQFH www.DataSheet4U.com 300 MHz 16-bit +LJK 'HQVLW )RXU /RZ6NHZ 'LVWULEXWHG 1HWZRUNV Two array clock/control networks available 4,000 Usable PLD Gates with 82 I/Os Counters, 400 MHz Datapaths 0.
More Datasheets from QuickLogic Corporation
Part Number
Description
QL3004
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL3006
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL3025
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL3040
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL3060
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL3004E Datasheet
