Datasheet4U Logo Datasheet4U.com

HD74AC195 - 4-bit Parallel-Access Shift Register

Description

This shift register

Features

  • parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; Shift from Q0 towards Q3. Parallel loading is accomplished by applying the four bits of data, and taking the PE Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the CP input. During parallel loading, serial data flow is inhibited. Serial shifting occurs sy.

📥 Download Datasheet

Datasheet preview – HD74AC195

Datasheet Details

Part number HD74AC195
Manufacturer Renesas
File Size 207.57 KB
Description 4-bit Parallel-Access Shift Register
Datasheet download datasheet HD74AC195 Datasheet
Additional preview pages of the HD74AC195 datasheet.

📁 Similar Datasheet

  • HD74AC195 - 4-bit Parallel-Access Shift Register (Hitachi Semiconductor)
  • HD74AC194 - 4-bit Bidirectional Unviersal Shift Register (Hitachi Semiconductor)
  • HD74AC107 - Dual JK Flip-Flop (with Separate Clear and Clock) (Hitachi Semiconductor)
  • HD74AC112 - Dual JK Negative Edge-Triggered Flip-Flop (Hitachi Semiconductor)
  • HD74AC123A - Dual Retriggerable Resettable Multivibrator (Hitachi Semiconductor)
  • HD74AC125 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC126 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC138 - 1-of-8 Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74AC139 - Dual 1-of-4 Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74AC14 - Hex Inverter Schmitt Trigger (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74AC195 4-bit Parallel-Access Shift Register REJ03D0260–0200Z (Previous ADE-205-380 (Z)) Rev.2.00 Jul.16.2004 Description This shift register features parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; Shift from Q0 towards Q3. Parallel loading is accomplished by applying the four bits of data, and taking the PE Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the CP input. During parallel loading, serial data flow is inhibited. Serial shifting occurs synchronously when the PE input is high. Serial data for this mode is entered at the J-K inputs.
Published: |