Datasheet4U Logo Datasheet4U.com

HD74HC680 - 12-bit Address Comparator

General Description

The HD74HC680 address comparator simplifies addressing of memory boards and/or other peripheral devices.

The four P inputs are normally hard wired with a preprogrammed address.

Key Features

  • a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logical state of Y is latched. Features.
  • High Speed Operation.
  • High Output Current: Fano.

📥 Download Datasheet

Datasheet Details

Part number HD74HC680
Manufacturer Renesas
File Size 197.82 KB
Description 12-bit Address Comparator
Datasheet download datasheet HD74HC680 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC680 12-bit Address Comparator Hitachi Semiconductor
HD74HC682 8-bit Magnitude Comparator Hitachi Semiconductor
HD74HC684 8-bit Magnitude Comparator Hitachi Semiconductor
HD74HC688 8-bit Magnitude Comparator Hitachi Semiconductor
HD74HC620 Octal Bus Transceivers Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC682 8-bit Magnitude Comparator
HD74HC684 8-bit Magnitude Comparator
HD74HC688 8-bit Magnitude Comparator
HD74HC620 Octal Bus Transceivers
HD74HC623 Octal Bus Transceivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC680 12-bit Address Comparator REJ03D0641-0200 (Previous ADE-205-527) Rev.2.00 Mar 30, 2006 Description The HD74HC680 address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A12 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.