Datasheet4U Logo Datasheet4U.com

HD74HC620 - Octal Bus Transceivers

Datasheet Summary

Description

This octal bus transceiver is designed for asynchronous two-way communication between data buses.

The control fuction implementation allows for maximum flexibility in timing.

Features

  • High Speed Operation: tpd (Bus to Bus) = 12 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Enable Inputs GBA L H H L GAB L H L H Operation HD74HC620 B data to A bus A data to B bus Isolation B data to A bus, A data to B bus HD74HC623 B data to A bus A data to B bus Isolation B data.

📥 Download Datasheet

Datasheet preview – HD74HC620

Datasheet Details

Part number HD74HC620
Manufacturer Hitachi Semiconductor
File Size 60.47 KB
Description Octal Bus Transceivers
Datasheet download datasheet HD74HC620 Datasheet
Additional preview pages of the HD74HC620 datasheet.

📁 Similar Datasheet

  • HD74HC620 - Octal Bus Transceivers (Renesas)
  • HD74HC623 - Octal Bus Transceivers (Renesas)
  • HD74HC640 - Octal Bus Transceivers (Renesas)
  • HD74HC643 - Octal Bus Transceivers (Renesas)
  • HD74HC668 - Synchronous UP/Down Decade Counter (Renesas)
  • HD74HC669 - Synchronous Up/Down 4-bit binary Counter (Renesas)
  • HD74HC670 - 4-by-4 Register File (Renesas)
  • HD74HC679 - 12-bit Address Comparator (Renesas)
  • HD74HC680 - 12-bit Address Comparator (Renesas)
  • HD74HC682 - 8-bit Magnitude Comparator (Renesas)
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74HC620/HD74HC623 Octal Bus Transceivers (with inverted 3-state outputs) Octal Bus Transceivers (with 3-state outputs) Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control fuction implementation allows for maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration.
Published: |