Datasheet4U Logo Datasheet4U.com

HD74HC646 - Octal Bus Transceivers/Registers

Datasheet Summary

Description

Six control inputs enable this device to be used as a latched transceiver, unlatched transceiver or a combination of both.

As a latched transceiver, data from one bus is stored for later retrieval by the other bus.

Features

  • High Speed Operation: tpd (Bus to Bus) = 14 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HC646/HD74HC648 Function Table Inputs Control G H H L L L L L L Clock Select Data I/O Data I/O Operation or Function HD74HC648 Isolation Store A & B data B real-time data to A bus B stored data to A bus.

📥 Download Datasheet

Datasheet preview – HD74HC646

Datasheet Details

Part number HD74HC646
Manufacturer Hitachi Semiconductor
File Size 61.86 KB
Description Octal Bus Transceivers/Registers
Datasheet download datasheet HD74HC646 Datasheet
Additional preview pages of the HD74HC646 datasheet.

📁 Similar Datasheet

  • HD74HC640 - Octal Bus Transceivers (Renesas)
  • HD74HC643 - Octal Bus Transceivers (Renesas)
  • HD74HC620 - Octal Bus Transceivers (Renesas)
  • HD74HC623 - Octal Bus Transceivers (Renesas)
  • HD74HC668 - Synchronous UP/Down Decade Counter (Renesas)
  • HD74HC669 - Synchronous Up/Down 4-bit binary Counter (Renesas)
  • HD74HC670 - 4-by-4 Register File (Renesas)
  • HD74HC679 - 12-bit Address Comparator (Renesas)
  • HD74HC680 - 12-bit Address Comparator (Renesas)
  • HD74HC682 - 8-bit Magnitude Comparator (Renesas)
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74HC646/HD74HC648 Octal Bus Transceivers/Registers with Multiplexed 3-state outputs Description Six control inputs enable this device to be used as a latched transceiver, unlatched transceiver or a combination of both. As a latched transceiver, data from one bus is stored for later retrieval by the other bus. Alternately real time bus data (unlatched) may be directly transferred from one bus to another. Circuit operation is determined by the Control G, Direction, Clock AB, Clock BA, Select AB, Select BA control inputs. The enable input, Contorl G, controls whether any bus outputs are enabled.
Published: |