Datasheet4U Logo Datasheet4U.com

HD74HC76 - Dual J-K Flip-Flops

Description

Each flip-flop has independent J, K, preset, clear, and clock inputs and Q and Q outputs.

This device is edge sensitive to the clock input and change state on the negative going transition of the clock pulse.

Features

  • High Speed Operation: tpd (Clock to Q) = 21 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC76P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC76FPEL SOP-16 pin (JEITA) PRSP0016DH-B.

📥 Download Datasheet

Datasheet preview – HD74HC76

Datasheet Details

Part number HD74HC76
Manufacturer Renesas
File Size 200.82 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet HD74HC76 Datasheet
Additional preview pages of the HD74HC76 datasheet.

📁 Similar Datasheet

  • HD74HC76 - Dual J-K Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC73 - Dual J-K Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC74 - Dual D-type Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC75 - Quad. Bistable Latches (Hitachi Semiconductor)
  • HD74HC77 - 4-bit Bistable Latch (Hitachi Semiconductor)
  • HD74HC78 - Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock) (Hitachi Semiconductor)
  • HD74HC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC01 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74HC04 - Hex Inverters (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC76 Dual J-K Flip-Flops (with Preset and Clear) REJ03D0551-0200 (Previous ADE-205-423) Rev.2.00 Oct 06, 2005 Description Each flip-flop has independent J, K, preset, clear, and clock inputs and Q and Q outputs. This device is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |