900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Renesas Electronics Components Datasheet

IDT23S09E Datasheet

3.3V ZERO DELAY CLOCK BUFFER

No Preview Available !

IDT23S09E
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY
CLOCK BUFFER, SPREAD
SPECTRUM COMPATIBLE
IDT23S09E
FEATURES:
• Phase-Lock Loop Clock Distribution
• 10MHz to 200MHz operating frequency
• Distributes one clock input to one bank of five and one bank of
four outputs
• Separate output enable for each output bank
• Output Skew < 250ps
• Low jitter <200 ps cycle-to-cycle
• IDT23S09E-1 for Standard Drive
• IDT23S09E-1H for High Drive
• No external RC network required
• Operates at 3.3V VDD
• Spread spectrum compatible
• Available in SOIC and TSSOP packages
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
The IDT23S09E is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 200MHz.
The IDT23S09E is a 16-pin version of the IDT23S05E. The IDT23S09E
accepts one reference input, and drives two banks of four low skew clocks.
The -1H version of this device operates up to 200MHz frequency and has
higher drive than the -1 device. All parts have on-chip PLLs which lock
to an input clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad. In the absence of an input clock, the
IDT23S09E enters power down. In this mode, the device will draw less
than 12µA for Commercial Temperature range and less than 25µA for
Industrial temperature range, and the outputs are tri-stated.
The IDT23S09E is characterized for both Industrial and Commercial
operation.
1
PLL
REF
16
CLKOUT
2
CLKA1
3
CLKA2
14
CLKA3
15
CLKA4
S2 8
S1 9
Control
Logic
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c 2006 Integrated Device Technology, Inc.
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
MAY 2010
DSC - 6399/11


Renesas Electronics Components Datasheet

IDT23S09E Datasheet

3.3V ZERO DELAY CLOCK BUFFER

No Preview Available !

IDT23S09E
3.3V ZERO DELAY CLOCK BUFFER
PIN CONFIGURATION
REF
1
CLKA1
2
CLKA2
3
VDD
4
GND
5
CLKB1
6
CLKB2
7
S2
8
16 CLKOUT
15 CLKA4
14 CLKA3
13
VDD
12
GND
11
CLKB4
10
CLKB3
9
S1
SOIC/ TSSOP
TOP VIEW
APPLICATIONS:
SDRAM
Telecom
Datacom
PC Motherboards/Workstations
Critical Path Delay Designs
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS(1)
Symbol
Rating
Max. Unit
VDD
Supply Voltage Range
–0.5 to +4.6 V
VI (2)
Input Voltage Range (REF) –0.5 to +5.5 V
VI
Input Voltage Range
–0.5 to
V
(except REF)
VDD+0.5
IIK (VI < 0)
Input Clamp Current
–50
mA
IO (VO = 0 to VDD) ContinuousOutputCurrent
±50
mA
VDD or GND
Continuous Current
±100
mA
TA = 55°C
Maximum Power Dissipation
0.7
W
(in still air)(3)
TSTG
StorageTemperatureRange –65 to +150 °C
Operating
Commercial Temperature
0 to +70 °C
Temperature
Range
Operating
Industrial Temperature
-40 to +85 °C
Temperature
Range
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output
clamp-current ratings are observed.
3. The maximum package power dissipation is calculated using a junction temperature
of 150°C and a board trace length of 750 mils.
PIN DESCRIPTION
Pin Name
REF(1)
CLKA1(2)
CLKA2(2)
VDD
GND
CLKB1(2)
CLKB2(2)
S2(3)
S1(3)
CLKB3(2)
CLKB4(2)
CLKA3(2)
CLKA4(2)
CLKOUT(2)
Pin Number
1
2
3
4, 13
5, 12
6
7
8
9
10
11
14
15
16
NOTES:
1. Weak pull down.
2. Weak pull down on all outputs.
3. Weak pull ups on these inputs.
Type
Functional Description
IN
Input reference clock, 5 Volt tolerant input
Out
Output clock for bank A
Out
Output clock for bank A
PWR
3.3V Supply
GND
Ground
Out
Output clock for bank B
Out
Output clock for bank B
IN
Select input Bit 2
IN
Select input Bit 1
Out
Output clock for bank B
Out
Output clock for bank B
Out
Output clock for bank A
Out
Output clock for bank A
Out
Output clock, internal feedback on this pin
2


Part Number IDT23S09E
Description 3.3V ZERO DELAY CLOCK BUFFER
Maker Renesas
PDF Download

IDT23S09E Datasheet PDF






Similar Datasheet

1 IDT23S09 IDT23S09 3.3V ZERO DELAY CLOCK BUFFER
Integrated Device
2 IDT23S09 3.3V ZERO DELAY CLOCK BUFFER
Renesas
3 IDT23S09E 3.3V ZERO DELAY CLOCK BUFFER
Renesas
4 IDT23S09E 3.3V ZERO DELAY CLOCK BUFFER
Integrated Device Technology





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy