* a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus. The device utilizes Intersil’s proprietary Direct Write™ cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years. Features
* Low VCC Detection and
X5045
530.50 KB
512 x 8 bit cpu supervisor.
DATASHEET X5043, X5045 4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM FN8126 Rev 3.00 September 23, 2015 These devices combine four popular func.
📁 Related Datasheet
X5043 512 x 8 Bit CPU Supervisor (Renesas)
X5043 CPU Supervisor with 4K SPI EEPROM (Xicor)
X5043 (X5043 / X5045) CPU Supervisor (Intersil Corporation)
X5045 CPU Supervisor with 4K SPI EEPROM (Xicor)
X5045 (X5043 / X5045) CPU Supervisor (Intersil Corporation)
X5001 CPU Supervisor (Xicor)
X5001 CPU Supervisor (Intersil Corporation)
X5083 CPU Supervisor with 8Kbit SPI EEPROM (Xicor)
X5083 CPU Supervisor (Intersil Corporation)
X50FF3 Spice Model (VMI)
