* individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth
M74HC112 Datasheet (251.26 KB)
M74HC112
251.26 KB
Dual j-k flip flop with preset and clear.
M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = .
📁 Related Datasheet
M74HC11 TRIPLE 3-INPUT AND GATE (ST Microelectronics)
M74HC113 DUAL J-K FLIP FLOP WITH PRESET (ST Microelectronics)
M74HC10 TRIPLE 3-INPUT NAND GATE (ST Microelectronics)
M74HC107 DUAL J-K FLIP FLOP (ST Microelectronics)
M74HC109 DUAL J-K FLIP FLOP (STMicroelectronics)
M74HC123 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
M74HC125 QUAD BUS BUFFER (STMicroelectronics)
M74HC125 3-STATE Quad Buffers (Fairchild Semiconductor)
M74HC126 Quad bus buffer (STMicroelectronics)
M74HC131 3 TO 8 LINE DECODER/LATCH (ST Microelectronics)
