Datasheet4U Logo Datasheet4U.com

SI533 - DUAL FREQUENCY CRYSTAL OSCILLATOR

General Description

The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced DSPLL® circuitry to provide a low jitter clock at high frequencies.

The Si533 is available with any-rate output frequency from 10 to 945 MHz and select frequencies to 1400 MHz.

Key Features

  • Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz 2 selectable output frequencies 3rd generation DSPLL® with superior jitter performance 3x better frequency stability than www. DataSheet4U. com SAW-based oscillators Pin 1 output enable (OE) Internal fixed crystal frequency ensures high reliability and low aging Available CMOS, LVPECL, LVDS, and CML outputs 3.3, 2.5, and 1.8 V supply options Industry-standard 5 x 7 mm package and pinout Pb-free/RoHS.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
Si53301 Ultra-Low Additive Jitter Fanout Clock Buffers Skyworks
Si53302 Ultra-Low Additive Jitter Fanout Clock Buffers Skyworks
Si53303 Ultra-Low Additive Jitter Fanout Clock Buffers Skyworks
Si53304 Ultra-Low Additive Jitter Fanout Clock Buffers Skyworks
Si53305 Ultra-Low Additive Jitter Fanout Clock Buffers Skyworks

Other Datasheets by Silicon Laboratories

Part Number Description
SI5330 LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI53301 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53302 1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53303 DUAL 1:5 LOW JITTER BUFFER/LEVEL TRANSLATOR
SI53304 1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Si 5 33 REVISION D D U A L F R E Q U E N C Y C R Y S TA L O S C I L L A T O R (XO ) (10 M H Z T O 1.4 G H Z ) Features Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz 2 selectable output frequencies 3rd generation DSPLL® with superior jitter performance 3x better frequency stability than www.DataSheet4U.com SAW-based oscillators Pin 1 output enable (OE) Internal fixed crystal frequency ensures high reliability and low aging Available CMOS, LVPECL, LVDS, and CML outputs 3.3, 2.5, and 1.8 V supply options Industry-standard 5 x 7 mm package and pinout Pb-free/RoHS-compliant Si5602 Applications SONET/SDH Networking SD/HD video Clock and data recovery FPGA/ASIC clock generation Ordering Information: See page 7.