Datasheet4U Logo Datasheet4U.com

74HC08D - Quad 2-Input AND Gate

Datasheet Summary

Description

2.

The 74HC08D is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Features

  • (1) High speed: tpd = 6 ns (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 1.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4. Packaging SOIC14 ©2016 Toshiba Corporation 1 Start of commercial production 2016-05 2016-08-04 Rev.4.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC08D ©2016 Toshiba Corporation 2 2016-08-04 Rev.4.0 8. Truth Table 74HC08D ABY LLL LHL HL L HHH 9. Absolute Maximum Ratin.

📥 Download Datasheet

Datasheet preview – 74HC08D

Datasheet Details

Part number 74HC08D
Manufacturer Toshiba
File Size 168.77 KB
Description Quad 2-Input AND Gate
Datasheet download datasheet 74HC08D Datasheet
Additional preview pages of the 74HC08D datasheet.

📁 Similar Datasheet

  • 74HC08D - Quad 2-input AND gate (nexperia)
  • 74HC08 - Quadruple 2-Input AND Gates (Texas Instruments)
  • 74HC08 - Quad 2-input AND gate (nexperia)
  • 74HC08 - Quad 2-input AND gate (NXP Semiconductors)
  • 74HC08 - QUADRUPLE 2-INPUT AND GATES (Diodes)
  • 74HC08 - Quad 2-Input AND Gate (ON Semiconductor)
  • 74HC08-Q100 - Quad 2-input AND gate (NXP)
  • 74HC08-Q100 - Quad 2-input AND gate (nexperia)
  • 74HC08S14 - QUADRUPLE 2-INPUT AND GATES (Diodes)
  • 74HC08T14 - QUADRUPLE 2-INPUT AND GATES (Diodes)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC08D 74HC08D 1. Functional Description • Quad 2-Input AND Gate 2. General The 74HC08D is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 2-stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 6 ns (typ.) at VCC = 5 V (2) Low power dissipation: ICC = 1.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4.
Published: |