Datasheet4U Logo Datasheet4U.com

TC74AC112F Datasheet Dual J-K Flip-Flop

Manufacturer: Toshiba

📥 Download Datasheet

Overview

TC74AC112P/F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC112P, TC74AC112F Dual J-K Flip Flop with Preset and Clear The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

In accordance with the logic level given J and K input this device changes state on negative going transition of the clock pulse.

Key Features

  • High speed: fmax = 170 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V.
  • Pin and function compatible with 74F112 Pin Assignment TC74AC112P TC74AC11.

More Datasheets from Toshiba

Part Number Description
TC74AC112FN Dual J-K Flip-Flop
TC74AC112P Dual J-K Flip-Flop
TC74AC11F Triple 3-Input AND Gate
TC74AC11FN Triple 3-Input AND Gate
TC74AC11P Triple 3-Input AND Gate
TC74AC10F Triple 3-Input NAND Gate
TC74AC10FN Triple 3-Input NAND Gate
TC74AC10P Triple 3-Input NAND Gate
TC74AC125F Quad Bus Buffer
TC74AC125P Quad Bus Buffer