Datasheet4U Logo Datasheet4U.com

TL074 - LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIER

Description

The UTC TL074 is a high speed J-FET input quad operational amplifier.

It incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

Features

  • S.
  • Low power consumption.
  • Wide common-mode (up to Vcc+ ) and differential voltage range.
  • Low input bias and offset current.
  • Low noise eN = 15nV /  Hz(typ).
  • Output short-circuit protection.
  • High input impedance J-FET input stage.
  • Low harmonic distortion:0.01%(typ).
  • Internal frequency compensation.
  • Latch up free operation.
  • High slewrate:13V/μs(typ).

📥 Download Datasheet

Datasheet preview – TL074

📁 Similar Datasheet

  • TL074 - Low-Noise JFET-Input Operational Amplifier (Texas Instruments)
  • TL074 - Low-noise JFET quad operational amplifier (STMicroelectronics)
  • TL074 - OPERATIONAL AMPLIFIERS (Motorola)
  • TL074-EP - LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIER (Texas Instruments)
  • TL074A - LOW NOISE J-FET QUAD OPERATIONAL AMPLIFIERS (STMicroelectronics)
  • TL074A - Low-Noise JFET-Input Operational Amplifiers (Texas Instruments)
  • TL074AC - JFET INPUT OPERATIONAL AMPLIFIERS (Motorola)
  • TL074B - LOW NOISE J-FET QUAD OPERATIONAL AMPLIFIERS (STMicroelectronics)
  • TL074B - Low-Noise JFET-Input Operational Amplifiers (Texas Instruments)
  • TL074C - Amplifiers and Comparators (Motorola)
Other Datasheets by UTC
  • TL071 - LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIER
  • TL072 - LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIER
  • TL062 - LOW POWER DUAL J-FET OPERATIONAL AMPLIFIER
  • TL082 - GENERAL PURPOSE DUAL J-FET OPERATION AMPLIFIER
  • TL084 - LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIER

Full PDF Text Transcription

Click to expand full text
UNISONIC TECHNOLOGIES CO., LTD TL074 LINEAR INTEGRATED CIRCUIT LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIER  DESCRIPTION The UTC TL074 is a high speed J-FET input quad operational amplifier. It incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit. The device features high slew rates, low input bias and offset current and low offset voltage temperature coefficient.  FEATURES *Low power consumption *Wide common-mode (up to Vcc+ ) and differential voltage range *Low input bias and offset current *Low noise eN = 15nV /  Hz(typ) *Output short-circuit protection *High input impedance J-FET input stage *Low harmonic distortion:0.
Published: |