W986408CH sdram equivalent, 2m x 8bit x 4 banks sdram.
*
*
*
*
*
*
*
*
*
*
*
*
* 3.3V ± 0.3V power supply Up to 133MHz clock frequency 2,097,152 words x 4 banks x 8 bits org.
Key Parameters
Symbol tCK tAC tRP tRCD ICC1 ICC4 ICC6 Description Clock Cycle Time Access Time from CLK Precharge to A.
W986408CH is a high speed synchronous dynamic random access memory (SDRAM) , organized as 2M words x 4 banks x 8 bits. Using pipelined architecture and 0.20um process technology, W986408CH delivers a data bandwidth of up to 133M ( 75) bytes per secon.
Image gallery
TAGS
Download (Size : 2.16MB)