The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
EV12AS200AZP
ANALOG TO DIGITAL CONVERTER 12‐bit 1.5 GSps
Datasheet
Main features
• Single Core ADC Architecture with 12‐bit Resolution Integrating a Selectable 1:1 and 1:2 DEMUX • 1.5 GSps Guaranteed Conversion Rate • 500 mVpp Analog Input Voltage (Differential Full Scale and AC Coupled) • Very Low Latency (< 5 Clock Cycles) • Noise Floor of –150 dBm/Hz (13‐bit ENOB in 10 MHz Bandwidth) • Analog and Clock Input Impedance: 100 Differential • Power Dissipation: 3.0W (1:1 Mode) ; 3.
EV12AS200AZP Datasheet
