Datasheet4U Logo Datasheet4U.com

74AC11194 - 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

Datasheet Summary

Description

This bidirectional shift register

Features

  • parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation: Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clocking (do nothing). Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flo.

📥 Download Datasheet

Datasheet preview – 74AC11194

Datasheet Details

Part number 74AC11194
Manufacturer Texas Instruments
File Size 118.66 KB
Description 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
Datasheet download datasheet 74AC11194 Datasheet
Additional preview pages of the 74AC11194 datasheet.

📁 Similar Datasheet

  • 74AC11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11239 - DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER (NXP)
Other Datasheets by Texas Instruments
  • 74AC11191 - SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER
  • 74AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops
  • 74AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74AC11132 - QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER
  • 74AC11138 - 3-Line To 8-Line Decoder/Demultiplexer
  • 74AC11151 - 1-of-8 Data Selector/Multiplexer
  • 74AC11153 - DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
  • 74AC11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer

Full PDF Text Transcription

Click to expand full text
74AC11194 4–BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER • Parallel-to-Serial, Serial-to-Parallel Conversions • Left or Right Shifts • Parallel Synchronous Loading • Direct Overriding Clear • Temporary Data Latching Capability • Flow-Through Architecture to Optimize PCB Layout • Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs SCAS093 – NOVEMBER 1989 – REVISED APRIL 1993 DW OR N PACKAGE (TOP VIEW) SR SER QA QB GND GND GND GND QC QD SL SER 1 2 3 4 5 6 7 8 9 10 20 S0 19 S1 18 A 17 B 16 VCC 15 VCC 14 C 13 D 12 CLR 11 CLK description This bidirectional shift register fea
Published: |