74ACT16821 - 20-Bit Bus-Interface Flip-Flop

Description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads.

They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	74ACT16821
Manufacturer	Texas Instruments
File Size	152.57 KB
Description	20-Bit Bus-Interface Flip-Flop
Datasheet	74ACT16821 Datasheet
Additional preview pages of the 74ACT16821 datasheet.

📁 Similar Datasheet

74ACT161 - SYNCHRONOUS PRESETTABLE 4-BIT COUNTER (STMicroelectronics)
74ACT161 - Synchronous Presettable Binary Counter (Fairchild Semiconductor)
74ACT16240 - 16-Bit Inverting Buffer/Line Driver (Fairchild Semiconductor)
74ACT16244 - 16-BIT BUS BUFFER (STMicroelectronics)
74ACT16244 - 16-Bit Buffer/Line Driver (Fairchild Semiconductor)
74ACT16245 - 16-Bit Transceiver (Fairchild Semiconductor)
74ACT163 - SYNCHRONOUS PRESETTABLE 4-BIT COUNTER (STMicroelectronics)
74ACT16373 - 16-Bit Transparent Latch (Fairchild Semiconductor)
74ACT16374 - 16-Bit D-Type Flip-Flop (Fairchild Semiconductor)
74ACT16540 - 16-Bit Inverting Buffer/Line Driver (Fairchild Semiconductor)

Other Datasheets by Texas Instruments

74ACT16823 - 18-BIT BUS-INTERFACE FLIP-FLOPS
74ACT16825 - 18-BIT BUFFERS/DRIVERS
74ACT16827 - 20-BIT BUFFERS/DRIVERS
74ACT16833 - DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
74ACT16841 - 20-BIT BUS-INTERFACE D-TYPE LATCHES
74ACT16861 - 20-BIT BUS TRANSCEIVERS
74ACT16863 - 18-BIT BUS TRANSCEIVERS
74ACT16864 - 18-BIT BUS TRANSCEIVERS

Full PDF Text Transcription

Click to expand full text

54ACT16821, 74ACT16821 20ĆBIT BUSĆINTERFACE FLIPĆFLOPS WITH 3ĆSTATE OUTPUTS SCAS176A − JANUARY 1991 − REVISED APRIL 1996 D Members of the Texas Instruments Widebus Family D Inputs Are TTL-Voltage Compatible D Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process D Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitiv

Published: Aug 20, 2019 |