Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
CD4066B
SCHS051H – NOVEMBER 1998 – REVISED FEBRUARY 2020
CD4066B CMOS Quad Bilateral Switch
1 Features
•1 15-V Digital or ±7.5-V Peak-to-Peak Switching
• 125-Ω Typical On-State Resistance for
15-V Operation
• Switch On-State Resistance Matched to Within
5 Ω Over 15-V Signal-Input Range
• On-State Resistance Flat Over Full
Peak-to-Peak Signal Range
• High On or Off Output-Voltage Ratio:
80 dB Typical at fis = 10 kHz, RL = 1 kΩ
• High Degree of Linearity: <0.5% Distortion Typical
at fis = 1 kHz, Vis = 5-Vp-p
VDD – VSS ≥ 10-V, RL = 10 kΩ
• Extremely Low Off-State Switch Leakage,
Resulting in Very Low Offset Current and High
Effective Off-State Resistance: 10 pA Typical at
VDD – VSS = 10-V, TA = 25°C
• Extremely High Control Input Impedance
(Control Circuit Isolated From Signal Circuit):
1012 Ω Typical
• Low Crosstalk Between Switches: –50 dB Typical
at fis = 8 MHz, RL = 1 kΩ
• Matched Control-Input to Signal-Output
Capacitance: Reduces Output Signal Transients
• Frequency Response,
Switch On = 40 MHz Typical
• 100% Tested for Quiescent Current at 20-V
• 5-V, 10-V, and 15-V Parametric Ratings
2 Applications
• Analog Signal Switching and Multiplexing: Signal
Gating, Modulators, Squelch Controls,
Demodulators, Choppers, Commutating Switches
• Digital Signal Switching and Multiplexing
• Transmission-Gate Logic Implementation
• Analog-to-Digital and Digital-to-Analog
Conversions
• Digital Control of Frequency, Impedance, Phase,
and Analog-Signal Gain
• Building Automation
3 Description
The CD4066B device is a quad bilateral switch
intended for the transmission or multiplexing of
analog or digital signals. It is pin-for-pin compatible
with the CD4016B device, but exhibits a much lower
on-state resistance. In addition, the on-state
resistance is relatively constant over the full signal-
input range.
The CD4066B device consists of four bilateral
switches, each with independent controls. Both the p
and the n devices in a given switch are biased on or
off simultaneously by the control signal. As shown in
Figure 17, the well of the n-channel device on each
switch is tied to either the input (when the switch is
on) or to VSS (when the switch is off). This
configuration eliminates the variation of the switch-
transistor threshold voltage with input signal and,
thus, keeps the on-state resistance low over the full
operating-signal range.
The advantages over single-channel switches include
peak input-signal voltage swings equal to the full
supply voltage and more constant on-state
impedance over the input-signal range. However, for
sample-and-hold applications, the CD4016B device is
recommended.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
PDIP (14)
19.30 mm × 6.35 mm
CDIP (14)
19.50 mm × 6.92 mm
CD4066B
SOIC (14)
8.65 mm × 3.91 mm
SOP (14)
10.30 mm × 5.30 mm
TSSOP (14)
5.00 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Bidirectional Signal Transmission Via Digital
Control Logic
Control
Switch
In
Vis
CMOS Protection Network
VDD
Control
VC (1)
p
n
n
VSS
p
Out
n
Vos
VSS
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.