CDC536 driver equivalent, 3.3-v phase-lock-loop clock driver.
* Low-Output Skew for Clock-Distribution and Clock-Generation Applications
* Operates at 3.3-V VCC
* Distributes One Clock Input to Six Outputs
* One Sele.
* Operates at 3.3-V VCC
* Distributes One Clock Input to Six Outputs
* One Select Input Configures Three Out.
Image gallery