The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
CDC509 3.3ĆV PHASEĆLOCK LOOP CLOCK DRIVER
ą
SCAS576C − JULY 1996 − REVISED DECEMBER 2004
D Use CDCVF2509A as a Replacement for
this Device
D Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
D Distributes One Clock Input to One Bank of
Five and One Bank of Four Outputs
D Separate Output Enable for Each Output
Bank
D External Feedback (FBIN) Pin Is Used to
Synchronize the Outputs to the Clock Input
D No External RC Network Required D Operates at 3.