Datasheet4U Logo Datasheet4U.com

SNJ54HC112FK - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

Download the SNJ54HC112FK datasheet PDF. This datasheet also covers the SNJ54HC112J variant, as both devices belong to the same dual j-k negative-edge-triggered flip-flops family and are provided as variant models within a single manufacturer datasheet.

General Description

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SNJ54HC112J-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Texas Instruments

Part Number Description
SNJ54HC112J DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SNJ54HC112W DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SNJ54HC109FK DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SNJ54HC109J DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SNJ54HC109W DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54HC112, SN74HC112 DUAL JĆK NEGATIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET SCLS099F − DECEMBER 1982 − REVISED SEPTEMBER 2003 D Wide Operating Voltage Range of 2 V to 6 V D Outputs Can Drive Up To 10 LSTTL Loads D Low Power Consumption, 40-µA Max ICC D Typical tpd = 13 ns D ±4-mA Output Drive at 5 V D Low Input Current of 1 µA Max description/ordering information The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse.