Datasheet4U Logo Datasheet4U.com

74AHCT377D Datasheet - nexperia

Octal D-type flip-flop

74AHCT377D Features

* I Balanced propagation delays I All inputs have Schmitt-trigger actions I Inputs accept voltages higher than VCC I Ideal for addressable register applications I Data enable for address and data synchronization I Eight positive-edge triggered D-type flip-flops I Input levels: N For 74AHC377: CMOS level

74AHCT377D General Description

The 74AHC377; 74AHCT377 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC377; 74AHCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. A common clock in.

74AHCT377D Datasheet (584.98 KB)

Preview of 74AHCT377D PDF

Datasheet Details

Part number:

74AHCT377D

Manufacturer:

nexperia ↗

File Size:

584.98 KB

Description:

Octal d-type flip-flop.
74AHC377; 74AHCT377 Octal D-type flip-flop with data enable; positive-edge trigger Rev. 02 12 June 2008 Product data sheet 1. General desc.

📁 Related Datasheet

74AHCT377 Octal D-type flip-flop (nexperia)

74AHCT377-Q100 Octal D-type flip-flop (nexperia)

74AHCT377PW Octal D-type flip-flop (nexperia)

74AHCT373 Octal D-type transparent latch (NXP)

74AHCT374 Octal D-type flip-flop (nexperia)

74AHCT374 Octal D-type flip-flop (NXP)

74AHCT374-Q100 Octal D-type flip-flop (nexperia)

74AHCT374D Octal D-type flip-flop (nexperia)

74AHCT374PW Octal D-type flip-flop (nexperia)

74AHCT30 8-input NAND gate (NXP)

TAGS

74AHCT377D Octal D-type flip-flop nexperia

Image Gallery

74AHCT377D Datasheet Preview Page 2 74AHCT377D Datasheet Preview Page 3

74AHCT377D Distributor