Datasheet4U Logo Datasheet4U.com

74LVC1G79 - Single D-type flip-flop

Description

The 74LVC1G79 is a single positive-edge triggered D-type flip-flop.

Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output.

Inputs can be driven from either 3.3 V or 5 V devices.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • CMOS low power dissipation.
  • ±24 mA output drive (VCC = 3.0 V).
  • Direct interface with TTL levels.
  • Latch-up performance exceeds 250 mA.
  • IOFF circuitry provides partial Power-down mode operation.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8C.

📥 Download Datasheet

📁 Similar Datasheet

  • 74LVC1G79 - Single D-type flip-flop positive-edge trigger (NXP Semiconductors)
  • 74LVC1G74 - Single D-type flip-flop (NXP Semiconductors)
  • 74LVC1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
  • 74LVC1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
  • 74LVC1G04 - SINGLE INVERTER (Diodes)
  • 74LVC1G06 - SINGLE INVERTER BUFFER/DRIVER (Diodes)
  • 74LVC1G07 - Buffer (NXP)
  • 74LVC1G07 - SINGLE BUFFER/DRIVER (Diodes)
  • 74LVC1G08 - SINGLE 2 INPUT POSITIVE AND GATE (Diodes)
  • 74LVC1G10 - SINGLE 3 INPUT POSITIVE NAND GATE (Diodes)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC1G79 Single D-type flip-flop; positive-edge trigger Rev. 14 — 29 March 2022 Product data sheet 1. General description The 74LVC1G79 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF.
Published: |