Datasheet4U Logo Datasheet4U.com

HEF4021B-Q100 - 8-bit static shift register

Description

The HEF4021B-Q100 is an 8-bit static shift register (parallel-to-serial converter).

It has a synchronous serial data input (DS), a clock input (CP) and an asynchronous active HIGH parallel load input (PL).

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Tolerant of slower rise and fall times.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 ).
  • Complies with.

📥 Download Datasheet

📁 Similar Datasheet

  • HEF4021B - 8-bit static shift register (NXP)
  • HEF4020B - 14-stage binary counter (NXP)
  • HEF4022B - 4-stage divide-by-8 Johnson counter (NXP)
  • HEF4023B - Triple 3-input NAND gate (NXP)
  • HEF40240B - Octal inverting buffers with 3-state outputs (NXP)
  • HEF40244B - Octal buffers with 3-state outputs (NXP)
  • HEF40245B - Octal bus transceiver with 3-state outputs (NXP)
  • HEF4024B - 7-stage binary counter (NXP)
  • HEF4025B - Triple 3-input NOR gate (NXP)
  • HEF4027B - Dual JK flip-flop (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4021B-Q100 8-bit static shift register Rev. 4 — 21 March 2016 Product data sheet 1. General description The HEF4021B-Q100 is an 8-bit static shift register (parallel-to-serial converter). It has a synchronous serial data input (DS), a clock input (CP) and an asynchronous active HIGH parallel load input (PL). The HEF4021B-Q100 also has eight asynchronous parallel data inputs (D0 to D7) and buffered parallel outputs from the last three stages (Q5 to Q7). Each register stage is a D-type master-slave flip-flop with a set direct (SD) and clear direct (CD) input. Information on D0 to D7 is asynchronously loaded into the register while PL is HIGH, independent of CP and DS. When PL is LOW, data on DS is shifted into the first register position.
Published: |