A67L8316 Datasheet - AMIC Technology

A67L8316 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM

The AMIC Direct Bus Alternation™ (DBA™) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67L8316, A67L8318, A67L7332, A67L7336 SRAMs integrate a 256K X 16, 256K X 18, 128K X 32 or 128K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bi.

A67L8316/A67L8318/ A67L7332/A67L7336 Series 256K X 16/18, 128K X 32/36 Preliminary Document Title 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM Revision History Rev. No. 0.0 0.1 LVTTL, Pipelined DBATM SRAM History Initial issue Change fast access time from 4.0/4.2/4.5/5.0 ns to 4.5/5.0/6.0 ns Issue Date March 11, 1999 December 29, 1999 Remark Preliminary PRELIMINARY (December, 1999, Version 0.1) AMIC Technology, Inc. DBA and Direct Bus Alternation are trademarks of AMIC Technology.

A67L8316 Features

* n Fast access time: 4.5/5.0/6.0 ns (117/100/83MHz) n Direct Bus Alternation between READ and WRITE cycles allows 100% bus utilization n Signal +3.3V ± 5% power supply n Individual Byte Write control capability n Clock enable ( CEN ) pin to enable clock and suspend operations n Clock-controlled and r

A67L8316_AMICTechnology.pdf