* JEDEC Standard Compliant
* Power supplies: VDD & VDDQ = +1.35V
* Backward compatible to VDD & VDDQ = +1.5V ±0.075V
* Operating temperature: Commercial: TC = 0~95°C Industrial: TC = -40~95°C
* Supports JEDEC clock jitter specification
* Fully synchronous operation
* Fast
AS4C512M16D3LB Datasheet (2.17 MB)
AS4C512M16D3LB
Alliance Semiconductor
2.17 MB
8gbit ddr3l.
AS4C512M16D3LB
Revision History 8Gbit DDR3L AS4C512M16D3LB 8 BANKS X 64Mbit X 16 Dual Die Package (DDP) 96ball FBGA Package
Revision Details Rev 1.0 .
📁 Related Datasheet
AS4C512M16D3L DDR3L SDRAM (Alliance Semiconductor)
AS4C512M16D3LA 8Gbit DDR3L SDRAM (Alliance Semiconductor)
AS4C512M8D3L 4Gb DDR3L (Alliance Semiconductor)
AS4C1024 1M x 1 DRAM (Austin Semiconductor)
AS4C1259 256K x 1 DRAM (Austin Semiconductor)
AS4C1259883C 256K x 1 DRAM (Austin Semiconductor)
AS4C128M16D2A-25BCN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D2A-25BIN 2Gb DDR2 (Alliance Semiconductor)
AS4C128M16D3A-12BIN 2Gb Double-Data-Rate-3 DRAM (Alliance Semiconductor)
AS4C128M16D3B-12BCN Double-data-rate architecture (Alliance Semiconductor)
