Datasheet4U Logo Datasheet4U.com

AD9525

Low Jitter Clock Generator

AD9525 Features

* Integrated ultralow noise synthesizer 8 differential 3.6 GHz LVPECL outputs and 1 LVPECL SYNC output or 2 CMOS SYNC outputs 2 differential reference inputs and 1 single-ended reference input APPLICATIONS LTE and multicarrier GSM base stations Clocking high speed ADCs, DACs ATE and high performance i

AD9525 General Description

The AD9525 is designed to support converter clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. The AD9525 provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be used with an external V.

AD9525 Datasheet (868.00 KB)

Preview of AD9525 PDF

Datasheet Details

Part number:

AD9525

Manufacturer:

Analog Devices ↗

File Size:

868.00 KB

Description:

Low jitter clock generator.

📁 Related Datasheet

AD9520-0 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet AD9520-0 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO FEATURES ► Low phase noise, phase-locked loop (PLL) ► On-chi.

AD9520-1 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO AD9520-1 FEATURES Low phase noise, phase-locked loop (PLL) On-chip V.

AD9520-2 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO AD9520-2 FEATURES Low phase noise, phase-locked loop (PLL) On-chip V.

AD9520-3 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet AD9520-3 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO FEATURES FUNCTIONAL BLOCK DIAGRAM ► Low phase noise, phase-l.

AD9520-4 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet AD9520-4 12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO FEATURES ► Low phase noise, phase-locked loop (PLL) ► On-chi.

AD9520-5 - 12 LVPECL/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet 12 LVPECL/24 CMOS Output Clock Generator AD9520-5 FEATURES Low phase noise, phase-locked loop (PLL) Optional external 3.3 V/5 V VCO/VCXO .

AD9522-0 - 12 LVDS/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet 12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO AD9522-0 07219-001 FEATURES Low phase noise, phase-locked loop (PLL) .

AD9522-1 - 12 LVDS/24 CMOS Output Clock Generator (Analog Devices)
Data Sheet 12 LVDS/24 CMOS Output Clock Generator with Integrated 2.4 GHz VCO AD9522-1 07220-001 FEATURES Low phase noise, phase-locked loop (PLL) .

TAGS

AD9525 Low Jitter Clock Generator Analog Devices

Image Gallery

AD9525 Datasheet Preview Page 2 AD9525 Datasheet Preview Page 3

AD9525 Distributor