Datasheet4U Logo Datasheet4U.com

AD9554 Datasheet - Analog Devices

Multiservice Line Card Adaptive Clock Translator

AD9554 Features

* Supports GR-1244 Stratum 3 stability in holdover mode Supports smooth reference switchover with virtually no disturbance on output phase Supports Telcordia GR-253 jitter generation, transfer, and tolerance for SONET/SDH up to OC-192 systems Supports ITU-T G.8262 synchronous Ethernet slave clocks Sup

AD9554 General Description

The AD9554 is a low loop bandwidth clock translator that provides jitter cleanup and synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9554 generates an output clock synchronized to up to four external input references. The digital PLL (DPLL) allows for redu.

AD9554 Datasheet (1.03 MB)

Preview of AD9554 PDF

Datasheet Details

Part number:

AD9554

Manufacturer:

Analog Devices ↗

File Size:

1.03 MB

Description:

Multiservice line card adaptive clock translator.

📁 Related Datasheet

AD9550 Integer-N Clock Translator (Analog Devices)

AD9551 Multiservice Clock Generator (Analog Devices)

AD9552 Oscillator Frequency Up Converter (Analog Devices)

AD9553 Flexible Clock Translator (Analog Devices)

AD9554-1 Multiservice Line Card Adaptive Clock Translator (Analog Devices)

AD9557 Dual Input Multiservice Line Card Adaptive Clock Translator (Analog Devices)

AD9558 Quad Input Multiservice Line Card Adaptive Clock Translator (Analog Devices)

AD9559 Multiservice Line Card Adaptive Clock Translator (Analog Devices)

AD9500 Digitally Programmable Delay Generator (Analog Devices)

AD9501 Digitally Programmable Delay Generator (Analog Devices)

TAGS

AD9554 Multiservice Line Card Adaptive Clock Translator Analog Devices

Image Gallery

AD9554 Datasheet Preview Page 2 AD9554 Datasheet Preview Page 3

AD9554 Distributor