Datasheet4U Logo Datasheet4U.com

ADSP-SC570 SHARC+ Dual-Core DSP

📥 Download Datasheet  Datasheet Preview Page 1

Description

SHARC+ Dual-Core DSP with ARM Cortex-A5 ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573 SYSTEM .
3 ARM Cortex-A5 Processor 5 SHARC Processor 6 SHARC+ Core Architecture 8 System Infrastructure 10 System Memory Map 11 Security Features 13 Sec.

📥 Download Datasheet

Preview of ADSP-SC570 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* Dual-enhanced SHARC+ high performance floating-point cores Up to 500 MHz per SHARC+ core Up to 3 Mb (384 kB) L1 SRAM memory per core with parity (optional ability to configure as cache) 32-bit, 40-bit, and 64-bit floating-point support 32-bit fixed point Byte, short word, word, long word addressed A

Applications

* SYSTEM CONTROL SECURITY AND PROTECTION SYSTEM PROTECTION (SPU) SYSTEM MEMORY PROTECTION UNIT (SMPU) FAULT MANAGEMENT ARMĀ® TrustZoneĀ® SECURITY DUAL CRC WATCHDOGS OTP MEMORY THERMAL MONITOR UNIT (TMU) PROGRAM FLOW SYS EVENT CORE 0 (GIC) SYS EVENT CORES 1-2 (SEC) TRIGGER ROUTING (TRU) CLOCK, RESET, AN

ADSP-SC570 Distributors

📁 Related Datasheet

📌 All Tags

Analog Devices ADSP-SC570-like datasheet