Datasheet4U Logo Datasheet4U.com

CY28343

Zero Delay SDR/DDR Clock Buffer

CY28343 Features

* Phase-lock loop clock distribution for DDR and SDR SDRAM applications

* One-single-end clock input to 6 pairs DDR outputs or 13 SDR outputs.

* External feedback pins FBIN_SDR/FBOUT_SDR are used to synchronize the outputs to the clock input for SDR. Table 1. Function Table S

CY28343 General Description

2, 3] Pin 10 47 23 30,32,36,38 42,44 29,31,35,37 41,43 2-5,8,9 15-18,21 46 Name CLKIN FBIN_DDR FBIN_SDR DDRT(0:5) DDRC(0:5) SDRAM(0:12) FBOUT_DDR I/O I I PD I PD O O O O Clock Input. Reference the PLL Feedback Clock Output. Connect to FBOUT_DDR for accessing the PLL. See Function Table on page 1 Fee.

CY28343 Datasheet (91.83 KB)

Preview of CY28343 PDF

Datasheet Details

Part number:

CY28343

Manufacturer:

Cypress Semiconductor

File Size:

91.83 KB

Description:

Zero delay sdr/ddr clock buffer.

📁 Related Datasheet

CY28341 Universal Single-Chip Clock Solution (Cypress Semiconductor)

CY28341 Universal Single-Chip Clock Solution (SpectraLinear)

CY28342 High-performance SiS645/650 Pentium 4 Clock Synthesizer (Cypress Semiconductor)

CY28344 FTG (Cypress Semiconductor)

CY28346 Clock Synthesizer with Differential CPU Outputs (Cypress Semiconductor)

CY28346-2 Clock Synthesizer (Silicon Laboratories)

CY28347 Universal Single-chip Clock Solution (Cypress Semiconductor)

CY28349 FTG (SpectraLinear)

CY28349B FTG (Cypress Semiconductor)

CY28301 Frequency Generator for Intel Integrated Chipset (Cypress Semiconductor)

TAGS

CY28343 Zero Delay SDR DDR Clock Buffer Cypress Semiconductor

Image Gallery

CY28343 Datasheet Preview Page 2 CY28343 Datasheet Preview Page 3

CY28343 Distributor