CY2DP3110 Datasheet - Cypress Semiconductor

Differential Clock/Data Fanout Buffer

CY2DP3110 Features

* Ten ECL/PECL differential outputs

* One ECL/PECL differential or single-ended inputs (CLKA)

* One HSTL differential or single-ended inputs (CLKB)

* Hot-swappable/-insertable

* 50 ps output-to-output skew

* 150 ps device-to-device skew

* 400 p

CY2DP3110 General Description

The CY2DP3110 is a low-skew, low propagation delay 2-to-10 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to a.

CY2DP3110 Datasheet (304.77 KB)

CY2DP3110 Datasheet Preview — Preview of CY2DP3110 PDF

Datasheet Details

Part number:

CY2DP3110

Manufacturer:

Cypress Semiconductor

File Size:

304.77 KB

Description:

Differential clock/data fanout buffer.

📁 Related Datasheet

CY2DP3120 Differential Clock/Data Fanout Buffer (Cypress Semiconductor)

CY2DP314 1 of 2:4 Differential Clock/Data Fanout Buffer (Cypress Semiconductor)

CY2DP1502 1:2 LVPECL Fanout Buffer (Cypress Semiconductor)

CY2DP1504 1:4 LVPECL Fanout Buffer (Cypress Semiconductor)

CY2DP1510 1:10 LVPECL Fanout Buffer (Cypress)

CY2DP814 1:4 Clock Fanout Buffer (Cypress)

CY2DP818 1:8 Clock Fanout Buffer (Cypress Semiconductor)

CY2DL1504 1:4 Differential LVDS Fanout Buffer (Cypress)

CY2DL1510 1:10 Differential LVDS Fanout Buffer (Cypress Semiconductor)

CY2DL814 1:4 Clock Fanout Buffer (Cypress Semiconductor)

TAGS

CY2DP3110 Differential Clock Data Fanout Buffer Cypress Semiconductor

Image Gallery

CY2DP3110 Features

CY2DP3110 General Description

Datasheet Details

File Size:

Description:

CY2DP3110 Distributor