CY2SSTV855 Datasheet - Cypress Semiconductor

Differential Clock Buffer/Driver

CY2SSTV855 Features

* Phase-locked loop (PLL) clock distribution for Double Data Rate Synchronous DRAM applications

* 1:5 differential outputs

* External feedback pins (FBINT, FBINC) are used to synchronize the outputs to the clock input

* SSCG: Spread Aware™ for electromagnetic interfer

CY2SSTV855 General Description

The CY2SSTV855 is a high-performance, very-low-skew, very-low-jitter zero-delay buffer that distributes a differential clock input pair (SSTL_2) to four differential (SSTL_2) pairs of clock outputs and one differential pair of feedback clock outputs. In support of low power requirements, when power-.

CY2SSTV855 Datasheet (197.76 KB)

CY2SSTV855 Datasheet Preview — Preview of CY2SSTV855 PDF

Datasheet Details

Part number:

CY2SSTV855

Manufacturer:

Cypress Semiconductor

File Size:

197.76 KB

Description:

Differential clock buffer/driver.

📁 Related Datasheet

CY2SSTV850 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY2SSTV850 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV855 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Silicon Laboratories)

CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Cypress Semiconductor)

CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant (Silicon Laboratories)

CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant (Cypress Semiconductor)

CY2SSTV8575 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY2SSTV16857 14-Bit Regstered Buffer (SpectraLinear)

CY2SSTV16857 14-Bit Registered Buffer (Cypress Semiconductor)

TAGS

CY2SSTV855 Differential Clock Buffer Driver Cypress Semiconductor

Image Gallery

CY2SSTV855 Features

CY2SSTV855 General Description

Datasheet Details

File Size:

Description:

CY2SSTV855 Distributor