M12L128168A-6BG2S Datasheet, Dram, ESMT

M12L128168A-6BG2S Features

• Dram JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 &

PDF File Details

Part number:

M12L128168A-6BG2S

Manufacturer:

ESMT

File Size:

785.62kb

Download:

📄 Datasheet

Description:

2m x 16 bit x 4 banks synchronous dram. The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits. Synchronous d

TAGS

M12L128168A-6BG2S

ESMT

📁 Related Datasheet

M12L128168A-6BG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-6BG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-6BVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-6BVAG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-6BVG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-6BVG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-6TG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-6TG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-6TG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks operation MRS cycle with address key program.

M12L128168A-6TVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.