Datasheet4U Logo Datasheet4U.com

M12L128168A-7BG2S

2M x 16 Bit x 4 Banks Synchronous DRAM

M12L128168A-7BG2S Features

* JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) All inputs are sampled at the positive going edge of the syst

M12L128168A-7BG2S General Description

The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits. Synchronous design allow.

M12L128168A-7BG2S Datasheet (785.62 KB)

Preview of M12L128168A-7BG2S PDF

Datasheet Details

Part number:

M12L128168A-7BG2S

Manufacturer:

ESMT

File Size:

785.62 KB

Description:

2m x 16 bit x 4 banks synchronous dram.

📁 Related Datasheet

M12L128168A-7BG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-7BG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-7BVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-7BVAG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-7BVG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-7BVG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-7TG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-7TG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

TAGS

M12L128168A-7BG2S Bit Banks Synchronous DRAM ESMT

Image Gallery

M12L128168A-7BG2S Datasheet Preview Page 2 M12L128168A-7BG2S Datasheet Preview Page 3

M12L128168A-7BG2S Distributor